Abstract-In this paper, we present an extension to the SystemC library by SystemVerilog assertions. SystemC is an emerging system level design and verifcation language based on C++ object oriented paradigms. It enables the modelling and simulation of a complete System-on-a-Chip. We propose to extend the SystemC Library with Assertion Based Verifeation (ABV) which is a higher abstraction mechanism that allows a concise capturing of design specifcation. In order to do so, we consider the same ABV structure as detned for the SystemVerilog language. We pmpnse to add ABV as SystemC monitors on top of the original design. Doing so, an important goal will be achieved, namely a uniEed language which brings together enhanced design and assertion features that deliver increased designer productivity and smarter verilcatinn. In the same time, considering SystemVerilog's standard assertions will take advantage from the w u l t of an industry-wide effort to extend the Verilog language to include enhanced modelling and verifeation features.
I. INTRODUCTION SystemC [9]
is among a group of design system level languages (SLL) proposed to raise the abstraction level for embedded system design and verifcation [8]. It is expected to make a stronger effect in the areas of system architecture, co-design and integration of hardware and software [7] .
The verifcation of a SystemC design is a more serious bottleneck in the design cycle. Going further in complexity and considering hardwarelsoftware systems will be out of the range of the nowadays used simulation based techniques [6] . Classical verifcation techniques when used with SystemC will face several problems related to the object-oriented (00) aspect of this library and to the complexity of its simulation environment.
For instance, the main trends in defning new verifcation methodologies are considering a hybrid combination of formal, semi-formal and simulation techniques. One of the widely used techniques is Assertion Based Verifcation (ABV) [SI. In fact, assertions are said to be the next big breakthrough that will enable engineers to continue to design and verify larger and more complex designs. Assertion-based methodologies will bring much needed structure to the current set of ad-hoc testbench and monitoring techniques used by most designers for simulation, as well as enable more widespread adoption of emerging formal and semi-formal verifcation technologies.
Accellera currently has three standardization efforts underway that will further enable assertion-based verilcation: Formal Property Language-Sugar [4] , SystemVerilog Assertions (SVA) [31 and Open Verifcation Library (OVL) [I] . First, there is a formal property language effort, which is defning the Sugar language standard for property specifcation which will provide new capability to express abstract, higher-level specifcations of design functionality. Next there is the effort to add a native assertion construct and capability to SystemVerilog, which will provide a simpler and more expressive way of including assertions directly into Verilog designs. Finally, the OVL effort defnes the standard library of assertions, providing a consistent method of reporting and controlling these assertions.
In this paper we propose to augment SystemC by the support of SVA. To do so, we consider the same syntax and semantics of WAS. These latter are translated into external SystemC modules connected as read-only monitors (objects) to the original design. Every monitor is composed of a set of input signals (involved in the assertions) and a verifcation process (representing the code to verify the assertion itself). The design is updated in order to be correctly connected to the assertions' monitors by offering access to the signals involved in the assertion. During simulation, all assertions monitors act as a part of the design. In order to get advantages of the SystemC 00 nature, every monitor is only triggered whenever at least one of its signals is updated, which leads to a more effcient simulation. The rest of this paper is organized as follows: Section 2 introduces the SystemC library. Section 3 presents SystemVerilog Assertions. Section 4, defnes the extension of SystemC by SVA. Finally, Section 5 concludes the paper.
SYSTEMC LANGUAGE
SystemC is a set of C++ class defnitions and a methodology for using these classes [71. SystemC is built on standard C++. ?he core language consists of an event-driven simulator as the base. It works with events and processes. The other core language elements consist of modules and ports for representing structures. Interfaces and channels are used to describe communications. The primitive channels are built-in channels that have wide use such as signals, semaphores and FlFOs. SystemC provides data types for hardware modelling and certain types of software programming as well. . Elaboration: is defned as the execution of the scmain() function from its entry point to the frst invocation of scstart().
. Simulation: The SystemC simulator controls the timing and the order of process execution, handles event notifcations and manages updates to channels. It supports the notion of deltacycles, which consists of the execution of evaluate and update phases. The number of deltacycles for every simulation time depends on the simulation itself.
SYSTEMVERlLOC ASSERTIONS
The SystemVerilog standard is the result of an industrywide effort to extend the Verilog language in a consistent way to include enhanced modeling and verifcation features. A key feature of SystemVerilog is the SystemVerilog Assertion (SVA), which unifes simulation and formal verifcation semantics to drive the design for verifcation methodology.
The semantics of SVA are defned such that the evaluation of the assertions is guaranteed to he equivalent between simulation and formal verifcation. This equivalence ensures that multiple tools will all interpret the behaviors specifed in SVA in the same way. Moreover, the unifcation of assertions with the design and verifcation code streamlines the interaction between the assertion and the testbenchto augment the power of assertions. In particular, SystemVerilog allows assertions to communicate information to the testhench and allows the testbench to react to the status of assertions without requiring a separate application programming interface (API). SystemVerilog provides two types of assertions: immediate and concurrent.
A. Immediate Assertions
Immediate assertions are procedural statements that can occur anywhere within always or initial blocks, and include a conditional expression to be tested and a set of statements to be executed depending on the result of the expression evaluation. [[pass.statement] 
else[failstatement]]
The expression is evaluated immediately when the statement is executed, exactly as it would be for an if statement. The passstatement is executed if the expression evaluates to true, otherwise the failstatement is executed.
B. Concurrent Assertions
The real power of SVA, both for simulation and formal verifcation, is the ability to specify behavior over time, which VHDL assertions cannot do. For instance, it is possible today to use Property Specifcation Language (PSL) [?] with VHDL in the form of pragmas, or structured comments, that begin with the string "-PSI". But a better solution would be to add PSL declarations and statements to VHDL as Erst-class language ConstructS. In VHDL-20Ox [IO] , the Simple Subset of PSL will be integrated as part of VHDL.
Concurrent assertions provide the ability to specify such sequential behavior concisely and to evaluate that behavior at discrete points in time, usually clock ticks (such as "posedge clk"). The syntax of concurrent assertions is:
The concepts and components that make up concurrent assertions can best be understood as a set of layers, each building on the layer as described in Figure 1 . The basic function of an assertion is to specify a set of behaviors that is expected to hold true for a given design or component. The Boolean expressions layer is the most basic one, and specifes the values of elements at a particular point in time, while the sequential regular expressions layer builds on the Boolean layer to specify the temporal relationship between elements over a period of time. The property declarations layer builds on sequences to specify the actual behaviors of interest, and the assertion directives layer explicitly associates these behaviors with the design and guides verifcation tools about how to use them.
To ensure consistency between simulation and formal verifcation tools, which apply a cycle-based view of the design, concurrent assertions in SystemVerilog use sampled values of signals to evaluate expressions. The sampled value of signals is defned to be the value of the signal at the end (for instance, at read-only synchronization time as defned by the Programming Language Interface (PLI) [3] ) of the last simulation time step before the clock occurs. This way, a predictable result can be obtained from the evaluation, regardless of the simulator's internal mechanism of ordering and evaluating events.
IV. EXTENDING SYSTEMC BY SVA
To add SVA to SystemC two options are possible: integrate the SVA as part of the library or on top of the library. The frst case presents a radical change of SystemC requiring adding new constructors to the library (assert for example). Besides, the SystemC simulator and semantics must be updated in order to manage and verify correctly the assertions. This choice may seem to he the most effcient as assertions will he defned in SystemC the same way they are integrated in SystemVerilog.
Nevertheless, considering the 00 aspect of SystemC and its modular structure, it is easier yet probably more e&cient to add assertions on top of SystemC. In fact, any assertion can he seen as a monitor having as input some of the design signals, performing a verifcation operation and giving as output a status Dag. The open question facing this latter approach is how to update the design in order to connect the assertions monitors. Figure 2 shows the proposed methodology to construct and integrate SVA into SystemC design. We frst start by collecting the information ahout the environment from the SystemC compiled code. To do so we consider the symbol fle generated from the Gnu-C-Compiler (GCC). This step is needed in order to localize which signal belongs to which module. Then, the assertion is validated and compiled. The validation phase veriEes the syntax of the assertion while the compilation phase performs the link between the design variables and the assertion parameters.
In order to connect the assertion monitor to the existent design, this latter needs also to he updated. In fact, the signals involved in the assertion must he trarisfonned to output signals in order to feed them to the assertion monitor. The list of signals required to extract from the design is generated by the assertion compiler and input to the design updater which performs the required modifcations to the original SystemC design. These modifcation will not affect the behavior of the design since they will only get some signals connected to the assertion monitor as read-only.
To assertion module is then connected to the updated design. This module will he instantiated in the main function of the SvstemC design (scmain) and connected to the aoorooriate existent modules. The resulting code when executed will therefore consider the assertion monitor as part of the design.
The assertion compiler generates the SystemC code that corresponds to the input assertion which includes: Boolean expressions, sequential expressions and properties. We will consider Boolean variables as SystemC signals (scsignao in order to get beneft of the object nature of this module and to he able to integrate any variable as part of the monitor constructor section (containing the triggering conditions).
A. Sequential Expressions
SystemVerilog includes the ability to specify sequential expressions or sequences of Boolean expressions with temporal relationships between them. To determine a match of the sequence, the Boolean expressions are evaluated at each successive sample point, defned by a clock that gets associated with the sequence. If all expressions are true, then a match of the sequence occurs. The most basic sequential expression is something like eventl followed by event2 after three-clock cycles" which is represented in SystemVerilog syntax as: "eventl # # 3 event2".
In this previous example, the "#3" indicates a three-clock delay between successive Boolean expressions in the sequence. Every sequence will he represented in SystemC as a list of members of the the assertion monitor. The clock cycles will he represented as counters. The code corresponding to the previous example is given by: sc_in<boolz eventl; sc-incbool> event2; sc-incint, counter = 0 ;
The counter variable is updated in the sequence validation method as follows: Table I .
B. Properry Declarations
The property layer allows for more general behaviors to he specifed. In particular, properties allow users to invert the sense of a sequence (e.g., when the sequence should not hamen). disable the seauence evaluation. or soecifv that a The main operations defned over sequences are summarized sequence be implied by some other occurrence. The property construct allows these capabilities using the following syntax: The important difference between sequences and properties resides in the fact that these latter are triggered by other signals other than clocks. As a result, the representation of a property in the assertion monitor will contain two parts:
. Property verifcation method A method that is responsible for the verifcation of the assertion.
. Triggering conditions: a list of conditions that activates the verifcation of the assertion (a signal update for example).
As an illustration consider the property: "as long as the test signal is low, check that the abortseq sequence does not occur". This can be written in SVA as: 
1
We note that in practice, most sequential assertions are expressed as some form of implication "when this happens, then that will happen", and thus require the assertion writer to specify the antecedent expression to trigger the assertion (for the previously given assertion the condition was testin() set to TRUE). The object nature of the SystemC assertion monitor as a "SystemC Module" offers more llexibility to defne this kind of assertions.
V. CONCLUSION In this paper we presented a methodology to integrate SystemVerilog Assertions (SVA) support to SystemC. We proposed to translate SVA into SystemC monitors connected to the design in order to verify some assertions during simulation. Our approach takes advantage from the object-oriented nature of the C++ language and the events concept of the SystemC library. We offered a , hierarchical transformation of SVAs starting from basic Boolean expressions and getting to procedural assertions; therefore covering completely SystemVerilog assertions.
As future work, we consider to augment the assertion layer we d d n e d for SystemC by: (1) A support for customizable messaging resulting from the assertions; (2) A communication between the assertions and the testbench and vice-versa; and (3) An optimization of the assertion code in order to get faster verifcation time.
